

Received 27 June 2022, accepted 30 July 2022, date of publication 3 August 2022, date of current version 8 August 2022.

Digital Object Identifier 10.1109/ACCESS.2022.3196174



Solar PV-Fed Multilevel Inverter With Series Compensator for Power Quality Improvement in Grid-Connected Systems

DEVALRAJU PRASAD[®], (Graduate Student Member, IEEE), AND C. DHANAMJAYULU[®], (Senior Member, IEEE)

School of Electrical Engineering, Vellore Institute of Technology, Vellore, Tamilnadu 632014, India

Corresponding author: C. Dhanamjayulu (dhanamjayulu.c@vit.ac.in)

This work was supported by the Vellore Institute of Technology, Vellore, Tamilnadu, India through the Research Fund RGEMS under VIT SEED GRANT/12439.

ABSTRACT Power quality difficulties arise as a result of Renewable Energy Sources (RES) integrating with the grid. Voltage swell, sag, and harmonic distortion occur on the grid due to power quality issues, which have an impact on customers. An inexpensive series compensator, like the Dynamic Voltage Restorer (DVR), is the best solution for overcoming the aforementioned problems. In this article, a solar PV integrated DVR with a novel multilevel inverter is introduced to address the power quality issues in the grid. The main objective of the proposed work is to develop a DVR integrated with a 23-level multilevel inverter to enhance the power quality. In addition, an improved INC-MPPT technique is designed for the boost converter for maximum energy extraction from the solar PV modules. Despite numerous benefits of multilevel inverters, there exist several reliability challenges such as fewer component counts and reduced THD. The suggested topology can able to generate 23 levels of output voltage with asymmetrical DC sources. The MLI has several advantages such as a reduction in the overall component count, cost and size of the inverter. Additionally, a detailed mathematical analysis is presented for the rotating dq reference frame control. The dynamic performance of the DVR is evaluated with a balanced load and implemented experimentally. Simulation results of the proposed system are carried out using MATLAB/Simulink. The proposed system is implemented using a dSPACE controller with a laboratory hardware prototype and OPAL-RT real-time simulator setup as well. The results show that the design of the proposed system is more effective at compensating for voltage sag and improves the power quality significantly. The THD obtained at the grid side is lower, which is under IEEE standards.

INDEX TERMS Enhanced INC MPPT technique, photovoltaic array, dynamic voltage restorer, power quality, multilevel inverter.

ABBREVIATIONS AND NOMENCLATURE

CPD: Custom Power Devices
DVR: Dynamic Voltage Restorer

PQ: Power Quality

RES: Renewable Energy Sources
INC MPPT: Incremental Conductance MPPT
EINC: Enhanced Incremental Conductance

MLI: Multilevel Inverter

The associate editor coordinating the review of this manuscript and approving it for publication was Arup Kumar Goswami.

THD: Total Harmonic Distortion

MV: Medium Voltage

MBV: Maximum Blocking Voltage
TSV: Total Standing Voltage
SIMO: Single-Input Multi-Output
PSC: Pre-Sag Compensation
VSI: Voltage Source Inverter
NLC: Nearest Level Control
NDC: Number of DC sources

N_{Lev}: Number of Levels N_{SW}: Number of Switches



N_{GDK}: Number of Gate Driver Circuits

 V_T : Thermal Voltage γ : Ideality Constant I_o : Saturation Current T_c : Cell Temperature

β: Coefficient of TemperatureG_n: Normal Value of Irradiation

 α : Duty Ratio

f_s: switching frequency

Φ: phase angle δ: phase angle jump V_G^{Sag} : Grid voltage at sag e_r : Error signal

 Δ IL and Δ Vdc: Current and Voltage ripple factors

I. INTRODUCTION

In the smart era, microprocessor-controlled devices, or digital, electronic, and non-linear devices, are extensively used in all sectors of the industry. Nearly all of these devices are sensitive to electrical supply disruptions at any minute and cannot be operated properly. Problems that happen because of inadequate power quality are data errors, automatic resets, memory loss, UPS alarms, equipment failure, software corruption, circuit board failure, power supply problems, and overheating of electrical distribution systems. Considering these realities, PQ has become progressively more critical [1]. The use of sensitive loads such as diagnostic apparatus in health centers, educational institutions, detention centers, etc. over several years has been fourfold, which has led to a concern with the quality of power of sensitive loads [2]. The essential power quality issues include voltage swells, sags, harmonics, transients, flickers, fluctuations, and interruptions [3]. The sensitive and critical loads must prevent these issues in terms of power quality and voltage disturbances. In this regard, a wide range of solutions has been introduced, including the best and most efficient solution for the compensation and mitigation of voltage disturbances known as Custom Power Devices (CPDs). The DVR is the best CPD since it has low cost, is small in size, and can respond quickly to voltage disturbances [4], [5].

In grid-connected networks, dynamic voltage restorers (DVR) play a significant role in minimizing voltage disruptions. The grid voltage changes are controlled in grid systems by an energy-efficient photovoltaic (PV)-based DVR with a proportional controller and a new boost converter [6]. Renewable energy sources, as well as DC-DC converters in various topologies accessible today, are very essential for energizing electronics [7]. PV integration helps to generate clean, renewable energy while also lowering pollution levels. It can support important loads in the event of a grid outage, boosting reliability while simultaneously addressing energy issues. Furthermore, integrating PV and DVR while fulfilling energy demands reduces harmonics, voltage dips, and improves power factor.

In many industrial applications, MLIs have found their extensive influence such as UPFC, drives with high power and medium voltage, DSTATCOM, electric vehicles (EV), active power filters, DVR, micro-grid, grid integrated or stand-alone PV systems, and other fields [8]. Half-bridge inverter [9] and H-Bridge (full-Bridge) inverter [10] are familiar inverter topologies in single-phase DVR. Besides that numerous multilevel inverters, matrix converters, and Impedance-fed inverters [11] are used for both single and three-phase DVRs. AC-AC converter-based DVRs [12] are used to enhance the power quality in the absence of a dc-link capacitor. However, during voltage sag AC-AC converters draw huge current from the grid. Thus, these are not suitable for long-duration voltage sag mitigation in weak grids. For deep voltage sag, Z-source converterbased DVR with less dc-link voltage was presented [13], though it needs storage as well as a risk of shoot-through. Typical three-phase DVR inverter topologies include the fullbridge, four-leg six-switch, and six-switch split capacitor configurations.

However for higher power voltage source inverters with two-level are not suitable because the switches will block large voltage, and more dv/dt creates electromagnetic interference to overcome these problems multilevel inverter (MLI) is the best solution. The benefits of MLIs are lower output voltage step, high power quality, fewer switching losses, minimum harmonics, and better electromagnetic compatibility. Capacitor voltage balancing is difficult when the voltage level increases in the case of diode-clamped MLI, hence these are restricted to three levels. Even though most of the industries are used three-level NPC Inverter. Flying Capacitor MLI requires more dc capacitors for higher voltage levels. However, there is flexibility to set the switching combinations and feasible for DC capacitor voltage balance [14]. Due to its modularity characteristic, CHB MLI topology becomes more reliable and popular. However, each bridge needs an isolated DC source and for higher levels, the requirement for switches also increases [15]. Hybrid topologies, most of which are developed from conventional topologies, have been proposed by researchers as a cost-effective means of addressing power quality issues and achieving high grid code standards [8]. Analysis and comparison of the 49level modular asymmetrical 49-level inverter were proposed in [16].

The authors in [17] Presented a new DVR topology based on a buck-boost ac/ac converter. It contains an inductor, capacitor, and five switches, and the most prominent characteristic of the topology is the lack of an injection transformer, which allows for a direct connection to the grid without the use of storage devices. As a result, this topology has less physical volume, mass, and cost than traditional topologies. A DVR with a cascaded H-Bridge multilevel converter [15] was connected directly to the MV network without the use of an injection transformer. The voltage restoration is achieved by the capacitors as energy storage using the zero active power compensation technique.



DVR with five-level reduced power components TCHB inverter [18] was used to mitigate the voltage sag using two voltage compensation schemes. In [19] proposed an S4L inverter-based DVR with a single DC power source and reduced switch count, thus it is cost-effective, furthermore, it generates seven levels, which significantly supports in reduction of the system harmonic problem. Interline DVR with CHB multilevel inverter was proposed in [20] to mitigate the voltage sag with better THD. An adjustable dc-link connected MLI-based DVR [21] is suitable for compensation of both long and short period sag. DVR with an openend winding transformer having reduced inverter loss and lower harmonics was proposed in [22]. Cascaded OEW transformer-based DVR was reported in [23] with better voltage levels, and reduced THD even though it does not require extra clamping diodes. T- type MLI-based DVR was proposed for medium and high-power applications [24]. A new asymmetrical multilevel inverter that combines an E-type clamped X-type DVR with a reliable fractional-order super-twisting sliding mode control was proposed. In [25] for a definite voltage level, these topologies require a high number of switches thus, the required driver circuits, size, and cost are increased. It was suggested in [26] to use an "odd-nary" cascading asymmetric multi-level inverter, which produces staircase output at higher levels while using fewer switches. To compensate for any voltage disturbances, a novel HCMLI coupled to a photovoltaic power source is proposed as an AC-voltage synthesizer for DVR [27]. A selective harmonic feedback control strategy was proposed in [28] and is implemented in MV DVR to provide voltage harmonic compensation without affecting sag compensation. H infinity voltage controller-based DVR proposed in [29] is effectively compensated the voltage sags in MV applications.

In this work, asymmetrical 23-level MLI is proposed to overcome all the limitations. The recommended 23-level MLI is implemented in a PV-fed DVR using a rotating dq reference frame controller. From the comparative analysis, the recommended 23-level MLI requires less component count factor and is cost-effective. The proposed PV-fed MLI-DVR efficiently minimizes the voltage sags, and swells and improves the power quality. The following are the most crucial features of the proposed topology:

- The recommended 23-level MLI uses only three DC sources and twelve switches among them seven are unidirectional switches and five bidirectional switches.
- Most switches have reduced voltage stress, allowing them to operate at medium voltages.
- The proposed PV-fed MLI-DVR efficiently minimizes the voltage sags, and swells and improves the power quality.
- The proposed PV-fed MLI-DVR harmonic profile is superior to traditional VSIDVR, and under the IEEE standard.

The remainder of the article is prepared accordingly. Section 2 describes the proposed solar PV integrated MLI-DVR. Section 3 describes the functioning and control

of a PV-fed MLI-DVR. The proposed solar PV-fed MLI-DVR results were reported in Section 4 and the conclusions were made in Section 5.

II. SOLAR PV FED MLI-DVR CONFIGURATION

The system is configured using a 3-phase, 3-wire DVR, solar PV, a boost converter, and a load as shown in Figure. 1. DVR is the primary part, made up of a voltage source MLI, a DC link capacitor, an LC filter, and a coupling transformer. The solar PV system is the second part, which includes a PV array, an MPPT controller, and a boost converter.

The equivalent circuit of DVR is obtained by connecting a voltage source (V_{Comp}) in between source (V_{S}) and load (V_{L}) with their respective impedances, Z_{S} and Z_{L} , as shown in Figure 2. At the PCC source, current I_{S} is divided into I_{L} and I_{OT} . Where I_{L} is sensitive load current and I_{OT} is another load current. The voltage at PCC is represented by V_{G} and the voltage compensated by DVR is V_{DVR} . Resistance R and inductance L are obtained from the impedance Z of the filter and injection transformer, the values of R_{DVR} and X_{DVR} are related to V_{DVR} . The impedance of the source, load, and DVR are Z_{S} , Z_{L} , and Z_{DVR} respectively.

 P_S is real power and Q_S is reactive power of supply. P_L is real power and Q_L is the reactive power of the load. P_{DVR} is real power and Q_{DVR} is reactive power supplied by the DVR.

The voltage across sensitive load V_L is given by

$$V_L(t) = V_G(t) + V_{DVR}(t) + Ri_L(t) + L\frac{di_L}{dt}$$
(1)

For higher power applications, voltage source inverters with two-level are not suitable because the switches will block large voltage, more dv/dt creates electromagnetic interference, and hence recently MLIs are used in DVR configuration. The article proposed a 23-level multilevel inverter supplied by a solar PV array.

A. PROPOSED 23-LEVEL INVERTER

The proposed configuration comprises three dc sources namely V_a , V_b , and V_c , and seven unidirectional switches and five bidirectional switches. Four bidirectional switches are connected in a crisscross structure [30] as depicted in Figure 3.

For asymmetric operation, the magnitudes of DC voltage sources are fixed as

$$V_a = 1V_{dc}; \quad V_b = 3V_{dc}; \quad V_c = 7V_{dc}$$
 (2)

The required DC sources N_{DC} in terms of levels N_{Lev} is given by:

$$N_{DC}^{Asym} = \frac{(N_{Lev} - 5)}{6} \tag{3}$$

The number of switches N_{SW} required in terms of levels N_{Lev} is given by:

$$N_{SW}^{Asym} = \frac{(N_{Lev} + 1)}{2} \tag{4}$$






FIGURE 1. PV fed MLI-DVR configuration.




FIGURE 2. Equivalent model of DVR.

The suggested topology uses unidirectional power switches for all of the switches. As a result, the required gate driver circuits N_{GDK} equals the number of N_{SW} , and is written as

$$N_{GDK}^{Asym} = N_{SW}^{Asym} = \frac{(N_{Lev} + 1)}{2}$$
 (5)

V_{L,max} is the maximum voltage output and is given by

$$V_{L,max}^{Asym} = \frac{(N_{Lev} - 1)}{2} \tag{6}$$

The proposed configuration produces an output voltage of 23 levels with magnitudes of zero, positive ($+V_{dc}$ to +11 V_{dc}), and negative ($-V_{dc}$ to $-11V_{dc}$). TABLE 1 shows the 23-level MLI switching states in both positive and negative levels.

Total maximum blocking voltage is one of the most important qualitative characteristics, which is referred to as the algebraic sum of the maximum voltage stress on each switch. MBV of particular switches are calculated as follows:

$$MBV_{S1} = MBV_{S2} = MBV_{S3} = V_a = 1V_{dc}$$

 $MBV_{S7} = MBV_{S9} = V_b = 3V_{dc}$
 $MBV_{S5} = MBV_{S10} = V_c = 7V_{dc}$

$$\begin{split} MBV_{S4} &= \frac{1}{2}(V_c + V_a) = 4V_{dc}. \\ MBV_{S6} &= MBV_{S11} = MBV_{S8} = MBV_{S12} \\ &= \frac{1}{2}(V_c + V_b) = 5V_{dc}. \end{split}$$

The term TSV is stated as the algebraic sum of MBV across individual switches and is expressed in equation 7, equation 8 provides the $TSV_{\rm PU}$.

$$TSV = MBV_{S1} + MBV_{S2} + MBV_{S3}$$

$$+ - - - + MBV_{Sn}$$

$$TSV_{PU} = \frac{TSV}{V_{L,max}}$$
(8)

For the proposed topology TSV^{Prop} is calculated as

$$TSV^{Prop} = 4[5V_{dc}] + 2[3V_{dc}] + 2[7V_{dc}] + 3[V_{dc}] + 4V_{dc}$$

$$TSV^{Prop} = 47V_{dc}$$
(9)

And

$$TSV_{PU}^{Prop} = \frac{47V_{dc}}{11V_{dc}} = 4.27 \tag{10}$$






FIGURE 3. Twenty-three-level MLI topology (a) Three-phase (b) single-phase configuration.

TABLE 1. Switching conditions of the proposed the MLI.

Positive levels									Output			1	Vega	ative	lev	els								
S ₁	S ₂	S ₃	S ₄	S 5	S_6	S ₇	S ₈	S ₉	S ₁₀	S ₁₁	S ₁₂	Voltage (Volts)	Sı	S ₂	S₃	S ₄	S ₅	S_6	S ₇	S ₈	S ₉	S ₁₀	S ₁₁	S ₁₂
0	1	0	1	0	0	1	1	0	0	0	0	$11V_{dc}$	1	0	1	0	0	1	0	0	1	1	0	0
1	0	0	1	0	0	1	1	0	0	0	0	10V _{dc}	0	1	1	0	0	1	0	0	1	1	0	0
1	0	τ-	0	1	0	1	1	0	0	0	0	9V _{dc}	1	0	τ-	0	1	0	1	1	0	0	0	0
0	1	0	۲	0	0	0	1	1	0	0	0	8V _{dc}	1	0	٦	0	0	1	1	0	0	1	0	0
1	0	0	1	0	0	0	1	1	0	0	0	$7V_{dc}$	0	1	1	0	0	1	1	0	0	1	0	0
1	0	1	0	1	0	0	1	1	0	0	0	$6V_{dc}$	1	0	1	0	1	0	0	1	1	0	0	0
0	1	0	1	0	0	0	0	1	0	0	1	$5V_{dc}$	1	0	1	0	0	0	1	0	0	1	1	0
0	1	0	1	0	0	1	0	0	0	1	0	$4V_{dc}$	1	0	1	0	1	1	0	0	1	0	0	0
1	0	0	1	0	0	1	0	0	0	1	0	$3V_{dc}$	1	0	0	1	0	1	0	0	1	0	0	0
1	0	1	0	1	0	1	0	0	0	1	0	2V _{dc}	0	1	0	1	0	1	0	0	1	0	0	0
0	1	0	1	0	1	1	0	0	0	0	0	$1V_{dc}$	1	0	1	0	0	0	0	1	1	1	0	0
1	0	0	1	0	1	1	0	0	0	0	0	$0V_{dc}$	1	0	0	1	0	1	1	0	0	0	0	0

As a consequence, the recommended MLI topology optimizes the utilization of DC sources with minimum TSV and switches, hence the volume and price will be reduced.

TABLE 2 shows the current path to the load, as well as the maximum blocking voltage (MBV) and the voltage stress on the switches. It has been found that some operating voltage levels include redundant switches.

A comparison is made between the recommended topology and other recent topologies to evaluate the benefits and capabilities of the recommended 23-level MLI topology.

Table 3 shows a comparison of the required driver circuits, DC sources, switches, component count factor (CCF), the maximum number of conducting devices per level, TSV_{PU} , and the cost factor [31] for each level.

B. ANALYSIS OF BOOST CONVERTERS FOR SOLAR PV

The current and voltage of the PV array are, controlled by temperature, irradiance, and the number of parallel and series strings hence, it is essential to pick the correct PV panel. Trina Solar TSM-200 DC/DA01A panel with 3 parallel and 2 series modules per string is selected. An ideal equivalent model of



TABLE 2. S	Switching	conditions of	the pro	posed the MLI.
------------	-----------	---------------	---------	----------------

Levels	Current conducting path	Active Stress on switches		Maximum S across swite	Output Voltage (Volts)	
L ₁	V_{c} - S_{4} - V_{a} - S_{2} - L - S_{7} - V_{b} - S_{8} - V_{c}	$V_c+V_a+V_b$	$S_{1,} S_{6,} S_{9,} S_{11,} S_{12}$	$S_6 = S_{11} = S_{12}$	$5V_{dc}$	+11V _{dc}
L_2	V_{c} - S_{4} - S_{1} - L - S_{7} - V_{b} - S_{8} - V_{c}	V_c + V_b	S_{6} , S_{9} , S_{11} , S_{12}	$S_6 = S_{11} = S_{12}$	$5V_{dc}$	+10V _{dc}
L_3	V_{c} - S_{5} - S_{3} - V_{a} - S_{1} - L - S_{7} - V_{b} - S_{8} - V_{c}	V_c + V_b - V_a	$S_2, S_4, S_6, S_9, S_{10}, S_{11}, S_{12}$	S ₁₀	$7V_{dc}$	+9V _{dc}
L_4	V_{c} - S_{4} - V_{a} - S_{2} - L - S_{9} - S_{8} - V_{c}	V_c + V_a	S _{1,} S ₁₁	S ₁₁	$5V_{dc}$	+8V _{dc}
L_5	V _c -S ₄ -S ₁ -L-S ₉ -S ₈ -V _c	V _c	S ₁₁	S ₁₁	$5V_{dc}$	+7V _{dc}
L_6	V_c - S_5 - S_3 - V_a - S_1 - L - S_9 - S_8 - V_c	V _c -V _a	$S_{2,} S_{4,} S_{10,} S_{11,} S_{12}$	$S_{11} = S_{12}$	$5V_{dc}$	+6V _{dc}
L_7	V_{c} - S_{4} - V_{a} - S_{2} - L - S_{9} - V_{b} - S_{12} - V_{c}	V_c - V_b + V_a	$S_{1,}S_{6,}S_{7,}S_{8,}S_{11}$	$S_6 = S_8 = S_{11}$	$5V_{dc}$	+5V _{dc}
L ₈	V_b - S_{11} - S_{4-} V_a - S_2 - L - S_7 - V_b	V_b+V_a	S _{1,} S _{6,} S ₉	S ₉	$3V_{dc}$	+4V _{dc}
L ₉	V_{b} - S_{11} - S_{4} - S_{1} - L - S_{7} - V_{b}	V_b	S_{6} , S_{9}	$S_6 = S_9$	$3V_{dc}$	+3V _{dc}
L ₁₀	V_{b} - S_{11} - S_{5} - S_{3} - V_{a} - S_{1} - L - S_{7} - V_{b}	V _b -V _a	$S_{2,} S_{4,} S_{6,} S_{9}$	S ₉	$3V_{dc}$	+2V _{dc}
L ₁₁	V_a - S_2 - L - S_7 - S_6 - S_4 - V_a	Va	S ₁	S ₁	$1V_{dc}$	+1V _{dc}
L ₁₂	L-S ₇ -S ₆ -S ₄ -S ₁ -L	-		ı	0	$0V_{dc}$
L ₁₃	V_a - S_3 - S_{10} - S_8 - S_9 - L - S_1 - V_a	-(V _a)	S_2	S_2	$1V_{dc}$	-1V _{dc}
L ₁₄	V_{b} - S_{9} - L - S_{2} - V_{a} - S_{4} - S_{6} - V_{b}	$-(V_b-V_a)$	S _{1,} S ₇	S ₇	$3V_{dc}$	-2V _{dc}
L ₁₅	V_b - S_9 - L - S_1 - S_4 - S_6 - V_b	-(V _b)	S ₇	S_7	$3V_{dc}$	-3V _{dc}
L ₁₆	V_b - S_9 - L - S_1 - V_a - S_3 - S_5 - S_6 - V_b	-(V _b +V _a)	$S_{2,}S_{4,}S_{7}$	S ₄	$4V_{dc}$	-4V _{dc}
L ₁₇	V_c - S_{11} - V_b - S_7 - L - S_1 - V_a - S_3 - S_{10} - V_c	$-(V_c-V_b+V_a)$	S_{2} , S_{4} , S_{5} , S_{6} , S_{8} , S_{9} , S_{12}	S_5	$7V_{dc}$	-5V _{dc}
L ₁₈	V_a - S_3 - S_5 - V_c - S_8 - S_9 - L - S_1 - V_a	-(V _c -V _a)	S ₂ , S ₄ , S ₁₀	S ₁₀	$7V_{dc}$	-6V _{dc}
L ₁₉	V_c - S_6 - S_7 - L - S_2 - S_3 - S_{10} - V_c	-(V _c)	S _{5,} S ₁₂	S_5	$7V_{dc}$	-7V _{dc}
L ₂₀	V_{c} - S_{6} - S_{7} - L - S_{1} - V_{a} - S_{3} - S_{10} - V_{c}	-(V _c +V _a)	$S_{2}, S_{4}, S_{5}, S_{12}$	S_5	7V _{dc}	-8V _{dc}
L ₂₁	V _a -S ₃ -S ₅ -V _c -S ₈ -V _b -S ₇ -L-S ₁ -V _a	-(V _c -V _a +V _b)	S ₂ , S ₄ , S ₆ , S ₉ , S ₁₀ , S ₁₁ , S ₁₂	S ₁₀	7V _{dc}	-9V _{dc}
L ₂₂	V_c - S_6 - V_b - S_9 - L - S_2 - S_3 - S_{10} - V_c	$-(V_c+V_b)$	S _{5,} S _{7,} S _{8,} S _{11,} S ₁₂	S_5	$7V_{dc}$	-10V _{dc}
L ₂₃	V_c -S ₆ - V_b -S ₉ -L-S ₁ - V_a -S ₃ -S ₁₀ - V_c	$-(V_c+V_b+V_a)$	$S_{2,} S_{4,} S_{5,} S_{7,} S_{8,} S_{11,} S_{12}$	S_5	$7V_{dc}$	-11V _{dc}

TABLE 3. Comparisons of the proposed 23-level MLI with recent topologies.

Topologies	s Quantitative analysis							Qualitative analysis					
Ref	N_{lev}	N _{DC}	N_{SW}	N_{GDK}	MCD	N_{Var}	CCF	%THD	TSV_{PU}	CF _/	N_{Lev}		
			3,,,	GDK		<i>, u,</i>				$\alpha = 0.5$	$\alpha = 1.5$		
[32]	23	6	12	12	6	0	1.30	2.59	5.81	1.43	1.68		
[33]	23	5	10	10	4	2	1.17	-	6.09	1.39	1.65		
[34]	23	5	14	14	7	0	1.43	5.47	i	ı	ı		
[35]	23	5	12	9	3	5	1.34	4.17	İ	ı	ı		
[36]	23	5	12	12	4	0	1.26	3.6	4.4	1.35	1.54		
[37]	23	3	12	12	5	0	1.17	-	5.27	1.28	1.52		
Proposed	23	3	12	12	7	0	1.17	3.23	4.27	1.27	1.45		

solar PV is shown in Figure 4. D is the diode and R_P, R_S are the resistances of parallel n_p and series n_s connected cells, respectively.

From an ideal PV circuit, the diode current is

$$i_d = I_0 \left(e^{\frac{V_D}{\gamma V_T}} - 1 \right) \tag{11}$$

where γ is the ideality constant, saturation current is I_o and thermal voltage $V_T=(\frac{kT_c}{q})$ is depends on the charge of electron q, cell temperature T_c , and Boltzmann's constant k.

Output power
$$P_{PV} = V_{PV} * I_{PV}$$
 (12)

Output current is

$$I_{PV} = I_{S} - I_{d} - I_{p} = I_{S} - I_{0} \left(e^{\frac{V_{D}}{\gamma V_{T}}} - 1 \right) - I_{p}$$

$$I_{PV} = n_{p} I_{S} - n_{p} I_{0} \left(e^{\left(\frac{1}{\gamma V_{T}}\right) \left(\frac{V_{PV}}{n_{S}} + \frac{R_{S} I_{PV}}{n_{p}}\right)} - 1 \right)$$

$$- \frac{n_{p}}{R_{p}} \left(\frac{V_{PV}}{n_{S}} + \frac{R_{S} I_{PV}}{n_{p}} \right)$$
(14)

Short circuit current Is

$$I_{s(T)} = I_{s(TR)} [\beta (T - T_R) + 1]$$
 (15)

(14)

The values of coefficient of temperature β , reference temperature T_R , and corresponding short circuit current $I_{S(TR)}$ are provided in PV datasheets.






FIGURE 4. Equivalent model of Solar PV.

TABLE 4. Specifications of PV boost converter.

200W P\	/ Module	Boost converter.			
P_{PV}	200W	L	1.28 mH		
I_{PV}	5.32A	С	1.31µF		
V_{PV}	37.6V	$V_{in} = V_{PV}$	112.8V		
sc	5.60A	α	0.718		
V _{oc}	46.0V	V_{dc}	400 V		

Considering the intensity of irradiance then

$$I_{s(G)} = I_{s(Gn)} \frac{G}{G_n} \tag{16}$$

G_n is the normal value of irradiation

Saturation current I_0 is calculated at $I_{PV} = 0$, then I_0 at T_R is given by

$$I_O = \frac{I_s}{\left(e^{\frac{V_D}{\gamma V_T}} - 1\right)} \tag{17}$$

The fundamental problem of employing renewable energy sources to generate electricity is low voltage output. To enhance the voltage level, the RES output is sent to a DC-DC boost converter.

The boost converter output voltage is regulated by the duty cycle of the control switch. Hence, by adjusting the switch-ON time, one can alter the output voltage. The formula used to calculate the average output voltage over the duty cycle ' α ' is

$$V_{dc} = V_{PV} \left(\frac{1}{1 - \alpha} \right) \tag{18}$$

The value of inductor and capacitors are calculated using

$$L = \frac{V_{PV}\alpha}{(f_s * \Delta I_L)}$$

$$C = \frac{I_0\alpha}{(f_s * \Delta V_{dc})}$$
(20)

$$C = \frac{I_0 \alpha}{(f_s * \Delta V_{dc})} \tag{20}$$

The input current and output voltage ripple factors are ΔI_L and ΔV_{dc} , respectively, and the switching frequency is f_s . For a realistic estimation of inductor and capacitor values, ΔI_L should be restricted to 30%, and ΔV_{dc} is commonly assumed at 5%. TABLE 4 lists the features of the solar PV boost converter.




FIGURE 5. SIMO isolated DC-DC converter.

Figure 5 shows a single-input multi-output (SIMO) circuit that receives the output of the DC-DC boost converter [38]. Boost converter output is fed into the primary winding of a transformer and secondary of multi winding transformer gives three output ports with tur's ratio of 11:1:3:7. At the output terminal of each DC-DC converter output port, a diode and a capacitor are connected. The diode is positioned to prevent the capacitor's reverse current from flowing into the transformer windings. The operation of the boost converter is regulated by the MPPT controller depending on inputs such as environmental parameters (solar radiation and temperature), PV array parameters (Voc and Isc), and outputs like DC link voltage. The operational performance of traditional incremental and conductance MPPT algorithms is lower if the operating point is fluctuating around the MPP and under rapidly changing irradiance conditions. To address these issues, an enhanced INC MPPT is employed [39]. The circuit diagram of the PV-fed MLI-DVR connected to the grid is shown in Figure 6.

III. OPERATION AND CONTROL OF PV-FED MLI-DVR

Depending on the type of load and voltage sag, the DVR compensating technique differs. This is because only a few loads respond to fluctuations in voltage magnitude, while others are sensitive to deviations in phase angle, and still, others are sensitive to both. As a result, the load characteristics dictate which control approach to employ. The pre-sag compensation (PSC) method is used to compensate for both the magnitude and phase angle of the voltage sag [40].

In this strategy load voltage is maintained with the pre-sag voltage, therefore no voltage disturbance is sensed by the load because the load voltage is having the same magnitude and phase angle, hence it is also known as the voltage quality optimized technique. The vector representation of PSC is shown in Figure. 7. During sag, the DVR is controlled by adding more real power, which affects the rating of direct energy storage or energy received from the grid hence the requirement of energy source to supply active power will increase apart from reactive power injected by the inverter. It is acceptable for both balanced and unbalanced sensitive loads heaving phase jump or not.






FIGURE 6. Proposed solar PV-fed MLI-DVR configuration.




FIGURE 7. Pre sag voltage injection technique for DVR.

Equation 21 gives the magnitude of V_{DVR} and the phase angle of V_{DVR} is obtained from equation 22.

$$V_{DVR,p} = \sqrt{2} \sqrt{(V_L)^2 + (V_G^{Sag})^2 - (2V_L V_{G,p}^{Sag} \cos(\delta_p))}$$
(21)

where V_{DVR} is the DVR injected voltage, Φ is the phase angle between V_L and I_L , V_G^{Sag} is the grid voltage at sag, δ

is the corresponding angle of phase jump to V_G^{Sag} , p is the corresponding phase of the supply voltage (R, Y, or B).

A. CONTROL SCHEME OF THE DVR

A voltage disturbance duration (both start and end), phase jump, and depth depend on the type of voltage disturbance. Various methods for sensing voltage disturbances are presented in [41]. The Park transformation is utilized to transform the three-phase load voltages $V_{L\,RYB}$ and reference voltages $V_{ref,\,RYB}$ into vectorized dq0 voltage components $V_{L,dq0},\,$ and $V_{ref,dq0}.$ The following formula is used to compute the three-phase reference voltage:

$$\begin{bmatrix} V_{R ref} \\ V_{Y ref} \\ V_{B ref} \end{bmatrix} = V_{L max} \begin{bmatrix} sin\omega t \\ sin(\omega t - 120^{0}) \\ sin(\omega t + 120^{0}) \end{bmatrix}$$
(23)

Then, using the Park transformation, it is changed from RYB to dq0 components (24), as shown at the bottom of the next page.

Once the load and reference voltages change into the dq0 frame, the error signal e_r will be obtained in terms of magnitude and phase shift of voltage, as shown in figure 8b.

$$|e_{r \, dq0}| = \sqrt{(V_{dref} - V_{di})^2 + (V_{qref} - V_{qi})^2 + (V_{0ref} - V_{0i})^2}$$
(25)

The change in the dq0 components will result from variations in magnitude and phase shift of voltage. Changes in the






FIGURE 8. DVR PI controller.




FIGURE 9. Nearest level control technique waveform of 23 levels.

state of the supply are detected and responded to swiftly by the suggested control. In this work, the synchronous




FIGURE 10. Simulation results of PV and boost converter.

reference frame the phase-locked loop (PLL) is used as a synchronization method. It maintains frequency and phase synchronization between the controller output signal and a reference input signal.

The DVR control presented in this article is a PI controller driven by an error signal, resulting in a low level of

$$\begin{bmatrix} V_d \\ V_q \\ V_O \end{bmatrix} = \frac{2}{3} \begin{bmatrix} \cos(\omega t) & \cos(\omega t - 120^0) & \cos(\omega t + 120^0) \\ -\sin(\omega t) & -\sin(\omega t - 120^0) & -\sin(\omega t + 120^0) \\ 0.5 & 0.5 & 0.5 \end{bmatrix} \times \begin{bmatrix} V_R \\ V_Y \\ V_B \end{bmatrix}$$
 (24)



	Positive level	S		Negative levels	i
Limits of the reference voltage	Level selected	Active switches	Limits of the reference voltage	Level selected	Active switches
$0 \le V_{ref} < 0.5$	OV_dc	$S_{2,}S_{3,}S_{6,}S_{8,}S_{9,}S_{11}$	$-0.5 \le V_{ref} < 0$	OV_{dc}	S ₁ , S ₄ , S ₅ , S ₇ , S ₁₀ , S ₁₂
$0.5 \le V_{ref} < 1.5$	$1V_{dc}$	S ₂ , S ₄ , S ₅ , S ₇ , S ₉ , S ₁₁	-1.5 ≤ V _{ref} <-0.5	-1V _{dc}	S ₁ , S ₃ , S ₆ , S ₈ , S ₁₀ , S ₁₂
$1.5 \le V_{ref} < 2.5$	$2V_{dc}$	$S_{1}, S_{3}, S_{6}, S_{7}, S_{9}, S_{11}$	$-2.5 \le V_{ref} < -1.5$	-2V _{dc}	S ₂ , S ₄ , S ₅ , S ₈ , S ₁₀ , S ₁₂
$2.5 \le V_{ref} < 3.5$	$3V_{dc}$	$S_{2,}S_{3,}S_{6,}S_{7,}S_{9,}S_{11}$	$-3.5 \le V_{ref} < -2.5$	-3V _{dc}	S ₁ , S ₄ , S ₅ , S ₈ , S ₁₀ , S ₁₂
$3.5 \le V_{ref} < 4.5$	$4V_{dc}$	S ₂ , S ₄ , S ₆ , S ₇ , S ₉ , S ₁₁	-4.5 ≤ V _{ref} < -3.5	-4V _{dc}	S ₁ , S ₃ , S ₅ , S ₈ , S ₁₀ , S ₁₂
$4.5 \le V_{ref} < 5.5$	$5V_{dc}$	$S_{2,}S_{4,}S_{5,}S_{8,}S_{9,}S_{12}$	$-5.5 \le V_{ref} < -4.5$	-5V _{dc}	S ₁ , S ₃ , S ₆ , S ₇ , S ₁₀ , S ₁₁
$5.5 \le V_{ref} < 6.5$	$6V_{dc}$	$S_{1,}S_{3,}S_{6,}S_{8,}S_{9,}S_{12}$	$-6.5 \le V_{ref} < -5.5$	-6V _{dc}	S ₂ , S ₄ , S ₅ , S ₇ , S ₁₀ , S ₁₁
$6.5 \le V_{ref} < 7.5$	7V _{dc}	S ₂ , S ₃ , S ₅ , S ₇ , S ₉ , S ₁₂	-7.5 ≤ V _{ref} < -6.5	-7V _{dc}	S ₁ , S ₄ , S ₆ , S ₈ , S ₁₀ , S ₁₁
$7.5 \le V_{ref} < 8.5$	8V _{dc}	S ₂ , S ₄ , S ₅ , S ₇ , S ₉ , S ₁₂	$-8.5 \le V_{ref} < -7.5$	-8V _{dc}	S ₁ , S ₃ , S ₆ , S ₈ , S ₁₀ , S ₁₁
$8.5 \le V_{ref} < 9.5$	$9V_{dc}$	$S_{1,}S_{3,}S_{6,}S_{7,}S_{9,}S_{12}$	$-9.5 \le V_{ref} < -8.5$	-9V _{dc}	S ₂ , S ₄ , S ₅ , S ₈ , S ₁₀ , S ₁₁
$9.5 \le V_{ref} < 10.5$	10V _{dc}	S ₂ , S ₃ , S ₆ , S ₇ , S ₉ , S ₁₂	-10.5 ≤ V _{ref} < -9.5	-10V _{dc}	S ₁ , S ₄ , S ₅ , S ₈ , S ₁₀ , S ₁₁
10.5 ≤ V _{ref}	11V _{dc}	S ₂ , S ₄ , S ₆ , S ₇ , S ₉ , S ₁₂	V _{ref} < -10.5	-11V _{dc}	S ₁ , S ₃ , S ₅ , S ₈ , S ₁₀ , S ₁₁

TABLE 5. Limits of the reference voltage and active switches of the selected voltage level of PV boost converter.

TABLE 6. Switching angles and the corresponding voltage levels.

Positive Interval	Voltage	Negative Interval
$0^0 \le \theta < 2.6^0$, $177.4^0 \le \theta < 180^0$	0V _{dc}	$180^{\circ} \le \theta < 182.6^{\circ}$, $357.4^{\circ} \le \theta < 360^{\circ}$
$2.6^{\circ} \le \theta < 7.83^{\circ}$, $172.2^{\circ} \le \theta < 177.4^{\circ}$	1V _{dc}	$182.6^{\circ} \le \theta < 187.83^{\circ}$, $352.17^{\circ} \le \theta < 357.4^{\circ}$
$7.83^{\circ} \le \theta < 13.13^{\circ}, \ 166.87^{\circ} \le \theta < 172.2^{\circ}$	$2V_{dc}$	$187.83^{\circ} \le \theta < 193.13^{\circ}$, $346.87^{\circ} \le \theta < 352.17^{\circ}$
$13.13^{\circ} \le \theta < 18.55^{\circ}$, $161.45^{\circ} \le \theta < 166.87^{\circ}$	3V _{dc}	$193.13^{\circ} \le \theta < 198.55^{\circ}$, $341.45^{\circ} \le \theta < 346.87^{\circ}$
$18.55^{\circ} \le \theta < 24.14^{\circ}$, $155.86^{\circ} \le \theta < 161.45^{\circ}$	$4V_{dc}$	$198.55^{\circ} \le \theta < 204.14^{\circ}$, $335.86^{\circ} \le \theta < 341.45^{\circ}$
$24.14^{\circ} \le \theta < 30^{\circ}, \ 150^{\circ} \le \theta < 155.86^{\circ}$	5V _{dc}	$204.14^{\circ} \le \theta < 210^{\circ}$, $330^{\circ} \le \theta < 335.86^{\circ}$
$30^{\circ} \le \theta < 36.22^{\circ}, 143.78^{\circ} \le \theta < 150^{\circ}$	6V _{dc}	$210^{0} \le \theta < 216.22^{0}$, $323.78^{0} \le \theta < 330^{0}$
$36.22^{\circ} \le \theta < 42.98^{\circ}$, $137^{\circ} \le \theta < 143.78^{\circ}$	7V _{dc}	$216.22^{\circ} \le \theta < 223^{\circ}, \ 317^{\circ} \le \theta < 323.78^{\circ}$
$42.98^{\circ} \le \theta < 50.6^{\circ}$, $129.4^{\circ} \le \theta < 137^{\circ}$	8V _{dc}	$223^{\circ} \le \theta < 230.6^{\circ}$, $309.4^{\circ} \le \theta < 317^{\circ}$
$50.6^{\circ} \le \theta < 59.72^{\circ}$, $120.8^{\circ} \le \theta < 129.4^{\circ}$	9V _{dc}	$230.6^{\circ} \le \theta < 239.72^{\circ}$, $300.28^{\circ} \le \theta < 309.4^{\circ}$
$59.72^{\circ} \le \theta < 72.65^{\circ}$, $107.35^{\circ} \le \theta < 120.8^{\circ}$	10V _{dc}	$239.72^{\circ} \le \theta < 252.65^{\circ}$, $287.65^{\circ} \le \theta < 300.28^{\circ}$
$72.65^{\circ} \le \theta < 107.35^{\circ}$	11V _{dc}	$252.65^{0} \le \theta < 287.65^{0}$

complexity. The controller function is to reduce the error signal on the distribution grid as much as possible. In the time domain, the contribution signal of the PWM in dq0 frame for the PI controller is Vp, given as

$$V_{Pdq0} = K_P e_{rdq0} + K_i \int_0^1 e_{rdq0} dt$$
 (26)

Finally, the output of PI control is fed back into abc frame to regulate the PWM that generates the VSI gating pulses, given as

$$\begin{bmatrix} V_R \\ V_Y \\ V_B \end{bmatrix} = \begin{bmatrix} \sin(\omega t) & \cos(\omega t) & 1 \\ \sin(\omega t - 120^0) & \cos(\omega t - 120^0) & 1 \\ \sin(\omega t + 120^0) & \cos(\omega t + 120^0) & 1 \end{bmatrix} \times \begin{bmatrix} V_{dP} \\ V_{QP} \\ V_{OP} \end{bmatrix}$$
(27)

According to Equation (25), the error signals er of dq voltages are given to the PI controller, as

$$e_{rd}(t) = V_{dref} - V_d \tag{28}$$

$$e_{rq}(t) = V_{qref} - V_q \tag{29}$$




FIGURE 11. Simulation phase voltage of proposed 23-level MLI topology.

The error e_{rd} signal is fed into the D-axis of the PI controller, whereas the error e_{rq} is fed into the Q-axis of the PI controller, as shown in Figure 8. The signal provided to the controller is the change in voltage between V_{ref} and V_d . The error equation is given as

$$e_r = V_{ref} - V_d \tag{30}$$






FIGURE 12. Simulation results of Source, Injected, and Load voltages at sag condition.




FIGURE 13. THD at V_{Load} with DVR during sag mode.

Figure 8 represents the control strategy of the proposed MLI-based DVR. A rotating dq reference frame controller is used to generate the reference signal shown in Figure 8b. The error signal and error rate drives the PI controller, it analyzes the input and produces controller output. The controller output is given as a reference voltage to the PWM. The pulses generated by the PWM pulse generator control the operation of the multilevel inverter. The systematic procedure of the control system is presented in Figure 8a. The magnitude and phase angle of the reference voltage is produced by using the pre-sag compensation technique and injected through the multilevel inverter. This information is computed by using the synchronous reference frame Phase-Locked Loops (PLL). The parameters of PI controller are obtained as $K_{pd} = 7.401$, $K_{id} = 189.014$ in case of D-axis, $K_{pq} = 69.31$, $K_{iq} = 192.412$ in case of Q-axis.

B. PULSE WIDTH MODULATION

The nearest level control (NLC) or round method [20] is a low switching frequency control technique used to generate the nearest voltage level by converting it to the desired reference output voltage. Using the switching table, the closest level of voltage to the reference voltage is chosen by selecting the switching combination that corresponds to that level as depicted in Figure 9. The nearest output voltage level for voltage reference V_{ref} and the modulation index 'm' is

$$V_{ref} = m \left(\frac{N-1}{2} \right) V sin (\omega t) = V_m sin(\omega t)$$
 (31)

$$m = \frac{V_m}{\left(\frac{N-1}{2}\right)V} \tag{32}$$

$$V_L = V \ round\left(\frac{V_{ref}}{V}\right) \tag{33}$$

The limits of the reference voltage and active switches of the selected voltage level of the NLC technique are represented in Table 5. The switching angles are calculated from equation (34) and tabulated in Table 5

$$\theta = \sin^{-1}\left(\frac{x - 0.5}{\frac{N - 1}{2}}\right) \tag{34}$$

The dq control structure in this technique comprises of two PI controllers, but using and adjusting a single PID controller simplifies the implementation, however tracking of non-DC values using PID controllers is inaccurate. In this method, it is necessary to calculate the real and imaginary components of the output, which adds to the computing burden, even though it can only compute a finite number of points in a frequency spectrum. In order to make computations as simple, the rotating dq reference frame approach is employed in this work. The dq control structure in this technique comprises of two PI controllers because of their efficient reaction for regulating the DC characteristics. It allows the system to independently control the reactive (Q-axis) and active (D-axis) components. Because a PI controller has infinite DC gain and only requires two PI controller structures in the D and Q axis, this technique can achieve zero steady-state




FIGURE 14. Simulation results of Source, Injected, and Load voltages at 0.5pu of sag condition.




FIGURE 15. Simulation results of Source, Injected, and Load voltages at 0.7pu and 0.5pu sag mode.

error. The mutual inductance is also constant in the dq-frame. Since the inductance dependent variables are constant, hence it allows the system to obtain the desired output.

IV. RESULTS AND DISCUSSION

A. SIMULATION RESULTS

The proposed multilevel inverter solar PV fed DVR is evaluated in terms of improving voltage profile. The results are shown using the MATLAB/Simulink platform. Table 7 lists the parameters of DVR. The DVR is connected to the system through a 10 KVA, 400V (1:1) injection transformer. The output voltage of a PV array are increased to 400V with a boost converter. To keep the DC link voltage constant, a 500Ah battery with a 400V normal voltage is used and an 8 kW, 0.85 lagging PF linear load (RL Load) is considered.

The simulation results of PV and boost converter with EINC MPPT are shown in Figure. 10. PV at MPP generates

TABLE 7. DVR parameters and ratings.

Source (AC grid)	400V, 50 Hz
DC-link voltage	400V
Filter	L=5 mH, C=80 μ F, R=1.5 Ω
Switching frequency	5kHz
Transformer ratio	1:1

112.8 volts and by using a boost converter it is boosted to 400 volts which are appeared at the DC link. Figure 11 represents the R phase voltage waveform of an asymmetrical 23-level MLI. Voltage sag mode is created by applying overload at time intervals ranging from 0.2 sec to 0.285 sec.

In this test, 0.5pu of sag is applied in comparison to load point reference voltage. The proposed DVR injects the appropriate voltage and maintains the load voltage profile, and is shown in Figure 12 and Figure 14. Figure 12 represents




FIGURE 16. Simulation results of Source, Injected, and Load voltages at 1.2pu swell mode.

the voltage profile of DVR at 0.5pu of sag condition only in one phase, whereas Figure 14 shows a three-phase voltage profile of DVR. Figure 13 depicts the voltage THD at the load side with DVR in sag mode. A double voltage sag mode is created by applying overload at time intervals ranging from 0.2 sec to 0.285 sec with 0.7pu and from 0.315 sec to 0.385 sec with 0.5pu of sag is applied in comparison to load point reference voltage. The proposed DVR injects the appropriate voltages and maintains the load voltage profile, as shown in Figure 15. In this test, a swell mode is created at time intervals from 0.3 sec to 0.365 sec. 1.2 pu of swell is applied in comparison to load point reference voltage. The proposed DVR compensates for the appropriate voltage and maintains the load voltage profile, and is shown in Figure 16.

B. EXPERIMENTAL RESULTS

The suggested topology of 23-level MLI is tested using a single-phase prototype built in the lab. A dual dc supply supplies the input dc sources and a 100-ohm resistive load is used. The prototype consists of 12 IGBT switches that are activated by using optocouplers (MCT2E). The real-time controller dSPACE1104 is used to build the switching control system, and DSO is used to monitor the voltage and current waveforms. The experimental setup is shown in Figure 17 and the findings with a resistive load are shown in Figure 18, at steady-state output voltages of 400V (282.84 $V_{\rm rms}$) and the load current of 4A (2.82 $I_{\rm rms}$).

C. REAL-TIME ANALYSIS

For high-power applications, it is not feasible to test experimentally the simulation results achieved with MAT-LAB/Simulink. To verify their accuracy hardware in-loop testing (HIL) was developed. This platform scales down testing time, cost and also provides test features in any situation and enables test system change. The setup of the




FIGURE 17. Experimental set-up of 23-level MLI.




FIGURE 18. Experimental output voltage of 23-level MLI.

HIL simulator is shown in Figure 19. It consists of an Opal-RT OP5600 simulator, as well as a host computer and a digital storage oscilloscope. It is entirely digital, supported by an FPGA processor, a real-time simulator that runs Simulink in real-time using a fixed-step solver. For viewing and editing the block diagram graphical model in the frontend, it uses MATLAB/Simulink, from which real-time simulation code is generated, updated, and downloaded.



FIGURE 19. HIL simulator set-up.




FIGURE 20. PV and boost converter output in real-time.




FIGURE 21. HIL single-phase Voltage profiles at sag condition.

Figure 20 illustrates the performance of an EINC MPPT controlled boost converter using OPAL-RT and Figure 21 shows the output of PV fed MLI-DVR at 0.5pu sag condition of one phase, which includes source voltage, compensation voltage, and load voltage information.

Figure 22 shows the output voltage profile of PV fed MLI-DVR at 0.5pu sag condition, which includes source voltage, compensation voltage, and load voltage information.




FIGURE 22. HIL three-phase output of (a) Source, (b) Injected, and (c) Load voltages at 0.5pu sag condition.

Figure 23 shows the real-time output voltage profile of the proposed DVR. A double voltage sag mode is created by applying overloads at time intervals ranging from 0.2 sec to 0.285 sec with 0.7pu and from 0.315 sec to 0.385 sec with 0.25pu of sag is applied in comparison to load point reference voltage.

The THD of the proposed PV-fed DVR is reduced from 17.09 percent (without DVR) to 1.28 percent (with MLI-DVR) at sag condition and is represented in Figure 24. The proposed DVR architectures are compared with existing MLI DVR architectures in terms of switches required, output






FIGURE 23. HIL three-phase output of (a) Source, (b) Injected, and (c) Load voltages at 0.7pu and 0.5pu sag conditions.




FIGURE 24. Real-time load THD at sag condition.

voltage levels and THD and are tabulated in Table 8. From Table 8 it is found that the proposed topology requires only

TABLE 8. Comparison of proposed MLI-DVR with other topologies.

Ref.	Inverter Topology	Switches /Phase	No of Levels	THD
[41]	Diode Clamped	24	5	-
[24]	T-Type MLI	8	5	2.77
[18]	TCHB MLI	5	5	4.78
[20]	CHB MLI	8	7	-
[42]	CHB MLI	12	7	-
[19]	Simplified Four Level Inverter	8	7	1.23
[43]	CHB MLI	12	7	1.73
[44]	CHB MLI	16	9	-
[21]	CHB MLI	16	9	2.8
[45]	CHB MLI	20	11	ı
[15]	CHB MLI	24	13	-
[46]	CHB MLI	32	17	-
Proposed	RCMLI	12	23	1.28




FIGURE 25. Comparison of proposed MLI-DVR with other topologies.

12 switches per phase to produce 23 levels and the required switches per level is less as compared to other topologies and the THD of the proposed topology is considerably less compared to other topologies.

Figure 25 represents the comparison of the required number of switches per phase to produce expected levels in the output voltage waveform from this the proposed MLI-DVR topology produces higher voltage levels with reduced switches hence the sag voltage is effectively compensated by implementing this topology with lesser THD.

V. CONCLUSION

A PV-fed MLI-DVR using a rotating dq reference frame controller with an asymmetrical 23-level MLI is proposed in this article. A novel multilevel inverter is designed and implemented experimentally with a laboratory prototype. A synthesized output voltage of the proposed MLI is obtained with a low THD utilizing fewer circuit components. There exits various outstanding features of the proposed MLI such as the TSV_{PU} is 2.4 whereas the cost function (CF/L) values for ' α ' are 1.07 and 1.15 respectively, therefore the proposed MLI is cost-effective and superior than the existing topologies. The results of the proposed PV-fed MLI-DVR are verified with the OPAL-RT real time simulator testing platform. The proposed system efficiently minimizes the voltage sag and preserves the DC link voltage to be stable.



The maximum power can be extracted from the PV modules using INC MPPT technique. A detailed comparison of the proposed MLI-DVR is presented with the existing topologies and it is found that the proposed system performs efficiently during the compensation of voltage sag. A lower THD of 1.28% is obtained in the process of compensation of voltage at the grid and satisfies the IEEE standards. The proposed system is significantly performs well henceforth it can be further implemented in HVDC and FACTS devices.

REFERENCES

- M. K. Saini and R. Kapoor, "Classification of power quality events—A review," *Int. J. Electr. Power Energy Syst.*, vol. 43, no. 1, pp. 11–19, Dec. 2012, doi: 10.1016/j.ijepes.2012.04.045.
- [2] D. Li, T. Wang, W. Pan, X. Ding, and J. Gong, "A comprehensive review of improving power quality using active power filters," *Electr. Power Syst. Res.*, vol. 199, Jun. 2021, Art. no. 107389, doi: 10.1016/j.epsr.2021.107389.
- [3] R. Sepehrzad, A. Mahmoodi, S. Y. Ghalebi, A. R. Moridi, and A. R. Seifi, "Intelligent hierarchical energy and power management to control the voltage and frequency of micro-grids based on power uncertainties and communication latency," *Electr. Power Syst. Res.*, vol. 202, Jan. 2022, Art. no. 107567, doi: 10.1016/j.epsr.2021.107567.
- [4] F. K. De Araújo Lima, J. M. Guerrero, F. L. Tofoli, C. G. C. Branco, and J. L. Dantas, "Fast and accurate voltage sag detection algorithm," *Int.* J. Electr. Power Energy Syst., vol. 135, Feb. 2022, Art. no. 107516, doi: 10.1016/j.ijepes.2021.107516.
- [5] C. Dhanamjayulu and S. Meikandasivam, "Fuzzy controller based design of 125 level asymmetric cascaded multilevel inverter for power quality improvement," *Anal. Integr. Circuits Signal Process.*, vol. 101, no. 3, pp. 533–542, 2019.
- [6] M. Bajaj, "Design and simulation of hybrid DG system fed single-phase dynamic voltage restorer for smart grid application," *Smart Sci.*, vol. 8, no. 1, pp. 24–38, Apr. 2020, doi: 10.1080/23080477.2020.1748928.
- [7] A. B. Kanase-Patil, A. P. Kaldate, S. D. Lokhande, H. Panchal, M. Suresh, and V. Priya, "A review of artificial intelligence-based optimization techniques for the sizing of integrated renewable energy systems in smart cities," *Environ. Technol. Rev.*, vol. 9, no. 1, pp. 111–136, Jan. 2020, doi: 10.1080/21622515.2020.1836035.
- [8] P. Kala and S. Arora, "A comprehensive study of classical and hybrid multilevel inverter topologies for renewable energy applications," *Renew. Sustain. Energy Rev.*, vol. 76, pp. 905–931, Sep. 2017, doi: 10.1016/j.rser.2017.02.008.
- [9] S. M. Silva, S. E. D. Silveira, A. S. Reis, and B. J. C. Filho, "Analysis of a dynamic voltage compensator with reduced switch-count and absence of energy storage system," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1255–1262, Sep. 2005, doi: 10.1109/TIA.2005.853382.
- [10] M. Fang, A. I. Gardiner, A. MacDougall, and G. A. Mathieson, "A novel series dynamic voltage restorer for distribution systems," in *Proc. Int. Conf. Power Syst. Technol. (POWERCON)*, vol. 1, Aug. 1998, pp. 38–42, doi: 10.1109/ICPST.1998.728702.
- [11] M. R. Banaei and A. R. Dehghanzadeh, "DVR based cascaded multilevel Z-source inverter," in *Proc. IEEE Int. Conf. Power Energy*, Nov. 2010, pp. 51–56, doi: 10.1109/PECON.2010.5697556.
- [12] S. Jothibasu and M. K. Mishra, "An improved direct AC–AC converter for voltage sag mitigation," *IEEE Trans. Ind. Electron.*, vol. 62, no. 1, pp. 21–29, Jan. 2015, doi: 10.1109/TIE.2014.2334668.
- [13] M. Balamurugan, T. S. Sivakumaran, and M. Aishwariya, "Voltage sag/swell compensation using Z-source inverter DVR based on FUZZY controller," in *Proc. IEEE Int. Conf. Emerg. Trends Comput.*, Commun. Nanotechnol. (ICECCN), Mar. 2013, pp. 648–653, doi: 10.1109/ICE-CCN.2013.6528580.
- [14] E. Salary, M. R. Banaei, and A. Ajami, "Analysis of hybrid multilevel inverters using a reduced voltage stress switch," *Cankaya Univ. J. Sci. Eng.*, vol. 13, no. 2, pp. 51–56, 2016.
- [15] S. Galeshi and H. Iman-Eini, "Dynamic voltage restorer employing multilevel cascaded H-bridge inverter," *IET Power. Electron.*, vol. 9, no. 11, pp. 2196–2204, Sep. 2016, doi: 10.1049/iet-pel.2015.0335.

- [16] E. Salari and A. D. Falehi, "A novel 49-level asymmetrical modular multilevel inverter: Analysis, comparison and validation," *Anal. Integr. Circuits Signal Process.*, vol. 101, no. 3, pp. 611–622, Dec. 2019.
- [17] B.-H. Kwon, G.-Y. Jeong, S.-H. Han, and D.-H. Lee, "Novel line conditioner with voltage up/down capability," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1110–1119, Oct. 2002, doi: 10.1109/TIE.2002. 803236.
- [18] R. J. Satputaley and V. B. Borghate, "Performance analysis of DVR 'using new reduced component' multilevel inverter," *Int. Trans. Electr. Energy Syst.*, vol. 27, no. 4, pp. 1–11, 2017, doi: 10.1002/etep.2288.
- [19] J. Ye, H. B. Gooi, X. Zhang, B. Wang, and J. Pou, "Simplified four-level inverter-based dynamic voltage restorer with single DC power source," *IEEE Access*, vol. 7, pp. 137461–137471, 2019, doi: 10.1109/ACCESS.2019.2941999.
- [20] M. Shahabadini and H. Iman-Eini, "Improving the performance of a cascaded H-bridge-based interline dynamic voltage restorer," *IEEE Trans. Power Del.*, vol. 31, no. 3, pp. 1160–1167, Jun. 2016, doi: 10.1109/TPWRD.2015.2480967.
- [21] E. Babaei, M. F. Kangarlu, and M. Sabahi, "Dynamic voltage restorer based on multilevel inverter with adjustable dc-link voltage," *IET Power Electron.*, vol. 7, no. 3, pp. 576–590, Mar. 2014, doi: 10.1049/iet-pel.2013.0179.
- [22] G. A. De Almeida Carlos, E. C. Dos Santos, C. B. Jacobina, and J. P. R. A. Mello, "Dynamic voltage restorer based on three-phase inverters cascaded through an open-end winding transformer," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 188–199, Jan. 2016, doi: 10.1109/TPEL.2015.2404798.
- [23] G. A. De Almeida Carlos, C. B. Jacobina, J. P. R. A. Mello, and E. C. D. Santos, "Cascaded open-end winding transformer based DVR," *IEEE Trans. Ind. Appl.*, vol. 54, no. 2, pp. 1490–1501, Mar. 2018, doi: 10.1109/TIA.2017.2768531.
- [24] K. Rajkumar, P. Parthiban, and N. Lokesh, "Real-time implementation of transformerless dynamic voltage restorer based on T-type multilevel inverter with reduced switch count," *Int. Trans. Electr. Energy Syst.*, vol. 30, no. 4, Apr. 2020, doi: 10.1002/2050-7038.12301.
- [25] A. D. Falehi and H. Torkaman, "Promoted supercapacitor control scheme based on robust fractional-order super-twisting sliding mode control for dynamic voltage restorer to enhance FRT and PQ capabilities of DFIG-based wind turbine," *J. Energy Storage*, vol. 42, Oct. 2021, Art. no. 102983.
- [26] A. Darvish Falehi, "Half-cascaded multilevel inverter coupled to photovoltaic power source for AC-voltage synthesizer of dynamic voltage restorer to enhance voltage quality," *Int. J. Numer. Model., Electron. Netw., Devices Fields*, vol. 34, no. 5, p. e2883, Aug. 2021.
- [27] A. D. Falehi and M. Rafiee, "Enhancement of DFIG-wind turbine's LVRT capability using novel DVR based Odd-nary cascaded asymmetric multilevel inverter," *Eng. Sci. Technol., Int. J.*, vol. 20, no. 3, pp. 805–824, 2017.
- [28] M. J. Newman, D. G. Holmes, J. G. Nielsen, and F. Blaabjerg, "A dynamic voltage restorer (DVR) with selective harmonic compensation at medium voltage level," in *Proc. 38th IAS Annu. Meeting Conf. Rec. Ind. Appl. Conf.*, vol. 2, 2003, pp. 1228–1235.
- [29] Y. W. Li, D. M. Vilathgamuwa, F. Blaabjerg, and P. C. Loh, "A robust control scheme for medium-voltage-level DVR implementation," *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 2249–2261, Aug. 2007.
- [30] M. T. Khosroshahi, "Crisscross cascade multilevel inverter with reduction in number of components," *IET Power Electron.*, vol. 7, no. 12, pp. 2914–2924, Dec. 2014.
- [31] P. Devalraju and C. Dhanamjayulu, "A novel 19-level asymmetrical multilevel inverter for dynamic voltage restorer applications," in *Proc. Innov. Power Adv. Comput. Technol. (i-PACT)*, 2021, pp. 1–7.
- [32] K. Thakre, K. B. Mohanty, A. Chatterjee, and V. S. Kommukuri, "A modified circuit for symmetric and asymmetric multilevel inverter with reduced components count," *Int. Trans. Electr. Energy Syst.*, vol. 29, no. 6, Jun. 2019, Art. no. e12011.
- [33] M. A. Hosseinzadeh, M. Sarbanzadeh, E. Sarbanzadeh, M. Rivera, and P. Wheeler, "New asymmetric cascaded multi-level converter with reduced components," in *Proc. IEEE Int. Conf. Electr. Syst. Aircr., Railway, Ship Propuls. Road Vehicles Int. Transp. Electrific. Conf. (ESARS-ITEC)*, Nov. 2018, pp. 1–6.



- [34] M. T. Khosroshahi, A. Ajami, A. O. Mokhberdoran, and M. J. Oskuee, "Multilevel hybrid cascade-stack inverter with substantial reduction in switches number and power losses," *Turkish J. Electr. Eng. Comput. Sci.*, vol. 23, no. 4, pp. 987–1000, 2015.
- [35] A. Thiruvengadam and K. Udhayakumar, "An enhanced H-bridge multilevel inverter with reduced THD, conduction, and switching losses using sinusoidal tracking algorithm," *Energies*, vol. 12, no. 1, p. 81, Dec. 2018.
- [36] S. T. Meraj, N. Z. Yahaya, K. Hasan, and A. Masaoud, "A hybrid T-type (HT-type) multilevel inverter with reduced components," *Ain Shams Eng. J.*, vol. 12, no. 2, pp. 1959–1971, Jun. 2021.
- [37] K. K. Gupta and S. Jain, "Topology for multilevel inverters to attain maximum number of levels from given DC sources," *IET Power Electron.*, vol. 5, no. 4, pp. 435–446, Apr. 2012.
- [38] S. N. Rao, D. V. A. Kumar, and C. S. Babu, "Grid connected distributed generation system with high voltage gain cascaded DC-DC converter fed asymmetric multilevel inverter topology," *Int. J. Electr. Comput. Eng.*, vol. 8, no. 6, p. 4047, Dec. 2018, doi: 10.11591/ijece.v8i6.pp4047-4059.
- [39] A. Belkaid, I. Colak, and O. Isik, "Photovoltaic maximum power point tracking under fast varying of solar radiation," *Appl. Energy*, vol. 179, pp. 523–530, Oct. 2016, doi: 10.1016/j.apenergy.2016.07.034.
- [40] J. G. Nielsen, F. Blaabjerg, and N. Mohan, "Control strategies for dynamic voltage restorer compensating voltage sags with phase jump," in Proc. APEC. 16th Annu. IEEE Appl. Power Electron. Conf. Expo., 2001, pp. 1267–1273, doi: 10.1109/APEC.2001.912528.
- [41] P. Boonchiam and N. Mithulananthan, "Diode-clamped multilevel voltage source converter based on medium voltage DVR," *Int. J. Elect. Power Energy Syst. Eng.*, vol. 1, no. 2, pp. 590–595, Jan. 2008.
- [42] B. Wang, G. Venkataramanan, and M. Illindala, "Operation and control of a dynamic voltage restorer using transformer coupled H-bridge converters," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 1053–1061, Jul. 2006, doi: 10.1109/TPEL.2006.876836.
- [43] K. Chandrasekaran and V. Ramachandaramurthy, "An improved dynamic voltage restorer for power quality improvement," *Int. J. Elect. Power Energy Syst.*, vol. 82, pp. 354–362, Nov. 2016, doi: 10.1016/j.ijepes.2016.02.036.
- [44] M. I. Marei, A. B. Eltantawy, and A. A. El-Sattar, "An energy optimized control scheme for a transformerless DVR," *Electr. Power Syst. Res.*, vol. 83, no. 1, pp. 110–118, Feb. 2012, doi: 10.1016/j.epsr.2011.09.015.
- [45] A. J. Visser, J. H. R. Enslin, and H. D. T. Mouton, "Transformerless series sag compensation with a cascaded multilevel inverter," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 824–831, Aug. 2002, doi: 10.1109/TIE.2002.801067.
- [46] A. M. Massoud, S. Ahmed, P. N. Enjeti, and B. W. Williams, "Evaluation of a multilevel cascaded-type dynamic voltage restorer employing discontinuous space vector modulation," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2398–2410, Jul. 2010, doi: 10.1109/TIE.2010.2041732.



DEVALRAJU PRASAD (Graduate Student Member, IEEE) received the B. Tech. degree in electrical and electronics engineering and the M.Tech. degree in electrical power systems from JNTUA, Andhra Pradesh, India, in 2009 and 2015, respectively. He is currently pursuing the Ph.D. degree in power electronics with the Vellore Institute of Technology, Vellore, India. His research interests include multilevel inverters, power converters, active power filters, and power quality.



C. DHANAMJAYULU (Senior Member, IEEE) received the B.Tech. degree in electronics and communication engineering from JNTU University, Hyderabad, India, the M.Tech. degree in control and instrumentation systems from the IIT Madras, Chennai, India, and the Ph.D. degree in power electronics from the Vellore Institute of Technology, Vellore, India. He was invited as a Visiting Researcher at the Department of Energy Technology, Aalborg University, Esbjerg,

Denmark. He was a Postdoctoral Fellow at the Department of Energy Technology, Aalborg University, from October 2019 to January 2021. Since 2010, he has been a Senior Assistant Professor with the Vellore Institute of Technology. He received the Danida Mobility Grant, Ministry of Foreign Affairs of Denmark on Denmark's International Development Cooperation. His research interests include multilevel inverters, power converters, active power filters, power quality, grid connected systems, smart grid, electric vehicle, electric spring, tuning of memory elements, and controller parameters using soft switching techniques for power converters, average modeling, steady-state modeling, and small-signal modeling stability analysis of the converters and inverters. He is an Academic Editor of the journal *International Transactions on Electrical Energy Systems* (Wiley-Hindawi). He is also an Academic Editor of the journal Mathematical Problems in Engineering (Hindawi).

• •